Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
Inverter
Input Type
Schmitt Trigger
Number of Elements per Chip
6
Schmitt Trigger Input
Yes
Maximum Propagation Delay Time @ Maximum CL
10.6 ns @ 5 V, 16.3 ns @ 3.3 V, 24 ns @ 2.5 V
Maximum High Level Output Current
-12mA
Maximum Low Level Output Current
12mA
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
14
Logic Family
LV
Dimensions
5 x 4.4 x 1.15mm
Maximum Operating Supply Voltage
5.5 V
Height
1.15mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Length
5mm
Width
4.4mm
Minimum Operating Supply Voltage
2 V
Propagation Delay Test Condition
50pF
Product details
74LV Family, Texas Instruments
Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LV Family
Stock information temporarily unavailable.
Please check again later.
0.145 OMR
Each (Supplied on a Reel) (ex VAT)
0.152 OMR
Each (Supplied on a Reel) (inc VAT)
10
0.145 OMR
Each (Supplied on a Reel) (ex VAT)
0.152 OMR
Each (Supplied on a Reel) (inc VAT)
10
Buy in bulk
quantity | Unit price | Per Reel |
---|---|---|
10 - 40 | 0.145 OMR | 1.450 OMR |
50 - 190 | 0.125 OMR | 1.250 OMR |
200 - 490 | 0.110 OMR | 1.100 OMR |
500+ | 0.095 OMR | 0.950 OMR |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
Inverter
Input Type
Schmitt Trigger
Number of Elements per Chip
6
Schmitt Trigger Input
Yes
Maximum Propagation Delay Time @ Maximum CL
10.6 ns @ 5 V, 16.3 ns @ 3.3 V, 24 ns @ 2.5 V
Maximum High Level Output Current
-12mA
Maximum Low Level Output Current
12mA
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
14
Logic Family
LV
Dimensions
5 x 4.4 x 1.15mm
Maximum Operating Supply Voltage
5.5 V
Height
1.15mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Length
5mm
Width
4.4mm
Minimum Operating Supply Voltage
2 V
Propagation Delay Test Condition
50pF
Product details
74LV Family, Texas Instruments
Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS