Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Line Driver
IC Type
Buffer & Line Driver IC
Number of Channels per Chip
1
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-70
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
4.5 ns @ 3.3 V
Dimensions
2 x 1.25 x 0.9mm
Minimum Operating Supply Voltage
1.65 V
Maximum Operating Supply Voltage
5.5 V
Propagation Delay Test Condition
50pF
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22
74LVC Family
0.688 OMR
0.028 OMR Each (In a Pack of 25) (ex VAT)
0.722 OMR
0.029 OMR Each (In a Pack of 25) (inc. VAT)
25
0.688 OMR
0.028 OMR Each (In a Pack of 25) (ex VAT)
0.722 OMR
0.029 OMR Each (In a Pack of 25) (inc. VAT)
25
Stock information temporarily unavailable.
Please check again later.
quantity | Unit price | Per Pack |
---|---|---|
25 - 100 | 0.028 OMR | 0.688 OMR |
125 - 225 | 0.028 OMR | 0.688 OMR |
250 - 475 | 0.028 OMR | 0.688 OMR |
500 - 1225 | 0.028 OMR | 0.688 OMR |
1250+ | 0.028 OMR | 0.688 OMR |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Line Driver
IC Type
Buffer & Line Driver IC
Number of Channels per Chip
1
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-70
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
4.5 ns @ 3.3 V
Dimensions
2 x 1.25 x 0.9mm
Minimum Operating Supply Voltage
1.65 V
Maximum Operating Supply Voltage
5.5 V
Propagation Delay Test Condition
50pF
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22