Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer, Line Driver
IC Type
Buffer & Line Driver IC
Number of Channels per Chip
1
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
2.3 ns @ 2.7 V
Dimensions
2.25 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC1G/74LVC2G Family
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
1.375 OMR
0.028 OMR Each (In a Pack of 50) (ex VAT)
1.444 OMR
0.029 OMR Each (In a Pack of 50) (inc. VAT)
50
1.375 OMR
0.028 OMR Each (In a Pack of 50) (ex VAT)
1.444 OMR
0.029 OMR Each (In a Pack of 50) (inc. VAT)
50
Stock information temporarily unavailable.
Please check again later.
| Quantity | Unit price | Per Pack |
|---|---|---|
| 50 - 450 | 0.028 OMR | 1.375 OMR |
| 500 - 1200 | 0.028 OMR | 1.375 OMR |
| 1250 - 2450 | 0.028 OMR | 1.375 OMR |
| 2500 - 4950 | 0.028 OMR | 1.375 OMR |
| 5000+ | 0.022 OMR | 1.100 OMR |
Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer, Line Driver
IC Type
Buffer & Line Driver IC
Number of Channels per Chip
1
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
2.3 ns @ 2.7 V
Dimensions
2.25 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC1G/74LVC2G Family
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
