Technical Document
Specifications
Brand
STMicroelectronicsFamily Name
STM32H7
Package Type
LQFP
Mounting Type
Surface Mount
Pin Count
176
Device Core
ARM Cortex M7
Data Bus Width
32bit
Program Memory Size
2 MB
Maximum Frequency
400MHz
RAM Size
1 MB
USB Channels
2
Number of PWM Units
2 x 32 bit
Number of SPI Channels
6
Number of CAN Channels
2
Number of USART Channels
4
Typical Operating Supply Voltage
3.6 (Maximum) V
Number of I2C Channels
4
Number of UART Channels
4
Maximum Number of Ethernet Channels
1
ADCs
20 x 16 bit
Length
24.1mm
Number of ADC Units
3
Maximum Operating Temperature
+85 °C
Pulse Width Modulation
2 (2 x 32 bit)
Dimensions
24.1 x 24.1 x 1.45mm
Width
24.1mm
Height
1.45mm
Number of LIN Channels
4
Number of Ethernet Channels
1
Number of PCI Channels
0
Program Memory Type
Flash
Minimum Operating Temperature
-40 °C
Instruction Set Architecture
RISC
8.338 OMR
8.338 OMR Each (ex VAT)
8.755 OMR
8.755 OMR Each (inc. VAT)
Standard
1
8.338 OMR
8.338 OMR Each (ex VAT)
8.755 OMR
8.755 OMR Each (inc. VAT)
Standard
1
Stock information temporarily unavailable.
Please check again later.
Quantity | Unit price |
---|---|
1 - 4 | 8.338 OMR |
5 - 9 | 8.124 OMR |
10+ | 7.920 OMR |
Technical Document
Specifications
Brand
STMicroelectronicsFamily Name
STM32H7
Package Type
LQFP
Mounting Type
Surface Mount
Pin Count
176
Device Core
ARM Cortex M7
Data Bus Width
32bit
Program Memory Size
2 MB
Maximum Frequency
400MHz
RAM Size
1 MB
USB Channels
2
Number of PWM Units
2 x 32 bit
Number of SPI Channels
6
Number of CAN Channels
2
Number of USART Channels
4
Typical Operating Supply Voltage
3.6 (Maximum) V
Number of I2C Channels
4
Number of UART Channels
4
Maximum Number of Ethernet Channels
1
ADCs
20 x 16 bit
Length
24.1mm
Number of ADC Units
3
Maximum Operating Temperature
+85 °C
Pulse Width Modulation
2 (2 x 32 bit)
Dimensions
24.1 x 24.1 x 1.45mm
Width
24.1mm
Height
1.45mm
Number of LIN Channels
4
Number of Ethernet Channels
1
Number of PCI Channels
0
Program Memory Type
Flash
Minimum Operating Temperature
-40 °C
Instruction Set Architecture
RISC