Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
AND
Mounting Type
Surface Mount
Number Of Elements
3
Number of Inputs per Gate
3
Schmitt Trigger Input
No
Package Type
TSSOP
Pin Count
14
Logic Family
LV
Input Type
LVTTL, TTL
Maximum Operating Supply Voltage
5.5 V
Maximum High Level Output Current
-12mA
Maximum Propagation Delay Time @ Maximum CL
21ns
Minimum Operating Supply Voltage
2 V
Maximum Low Level Output Current
12mA
Width
4.5mm
Propagation Delay Test Condition
50pF
Length
5.1mm
Height
1.05mm
Minimum Operating Temperature
-40 °C
Dimensions
5.1 x 4.5 x 1.05mm
Maximum Operating Temperature
+85 °C
Output Type
LVCMOS
Country of Origin
United States
Product details
74LV Family, Texas Instruments
Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LV Family
Stock information temporarily unavailable.
Please check again later.
0.035 OMR
Each (In a Tube of 90) (ex VAT)
0.037 OMR
Each (In a Tube of 90) (inc VAT)
90
0.035 OMR
Each (In a Tube of 90) (ex VAT)
0.037 OMR
Each (In a Tube of 90) (inc VAT)
90
Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
AND
Mounting Type
Surface Mount
Number Of Elements
3
Number of Inputs per Gate
3
Schmitt Trigger Input
No
Package Type
TSSOP
Pin Count
14
Logic Family
LV
Input Type
LVTTL, TTL
Maximum Operating Supply Voltage
5.5 V
Maximum High Level Output Current
-12mA
Maximum Propagation Delay Time @ Maximum CL
21ns
Minimum Operating Supply Voltage
2 V
Maximum Low Level Output Current
12mA
Width
4.5mm
Propagation Delay Test Condition
50pF
Length
5.1mm
Height
1.05mm
Minimum Operating Temperature
-40 °C
Dimensions
5.1 x 4.5 x 1.05mm
Maximum Operating Temperature
+85 °C
Output Type
LVCMOS
Country of Origin
United States
Product details
74LV Family, Texas Instruments
Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS