Texas Instruments SN74LVC1G07DBVT Buffer & Line Driver, Open Drain, 5-Pin SOT-23
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Driver
IC Type
Buffer & Line Driver IC
Number of Channels per Chip
1
Input Type
Single Ended
Output Type
Open Drain
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SOT-23
Pin Count
5
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
4.2 ns @ 3.3 V
Dimensions
2.9 x 1.6 x 1.15mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
0.410 OMR
Each (In a Pack of 5) (ex VAT)
0.430 OMR
Each (In a Pack of 5) (inc VAT)
5
0.410 OMR
Each (In a Pack of 5) (ex VAT)
0.430 OMR
Each (In a Pack of 5) (inc VAT)
5
Buy in bulk
| quantity | Unit price | Per Pack |
|---|---|---|
| 5 - 20 | 0.410 OMR | 2.050 OMR |
| 25 - 45 | 0.390 OMR | 1.950 OMR |
| 50 - 120 | 0.350 OMR | 1.750 OMR |
| 125 - 245 | 0.315 OMR | 1.575 OMR |
| 250+ | 0.300 OMR | 1.500 OMR |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Driver
IC Type
Buffer & Line Driver IC
Number of Channels per Chip
1
Input Type
Single Ended
Output Type
Open Drain
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SOT-23
Pin Count
5
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
4.2 ns @ 3.3 V
Dimensions
2.9 x 1.6 x 1.15mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22