Texas Instruments SN74LVTH126PW Quad-Channel Buffer & Line Driver, 3-State, 14-Pin TSSOP
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVT
Logic Function
Buffer, Line Driver
Number of Channels per Chip
4
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
14
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
64mA
Maximum Propagation Delay Time @ Maximum CL
2.4 ns @ 3.3 V
Dimensions
5 x 4.4 x 1.15mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
2.7 V
Propagation Delay Test Condition
50pF
Product details
74LVTH Family, Texas Instruments
High Speed Low-Voltage BiCMOS logic
Operating Voltage: 2.7 to 3.6
Bus Hold feature on inputs eliminates need for large pull-ups
Compatibility: Input LVTTL/TTL, Output LVTTL
74LVTH Family
1.485 OMR
0.297 OMR Each (In a Pack of 5) (ex VAT)
1.559 OMR
0.312 OMR Each (In a Pack of 5) (inc. VAT)
5
1.485 OMR
0.297 OMR Each (In a Pack of 5) (ex VAT)
1.559 OMR
0.312 OMR Each (In a Pack of 5) (inc. VAT)
5
Stock information temporarily unavailable.
Please check again later.
| Quantity | Unit price | Per Pack |
|---|---|---|
| 5 - 20 | 0.297 OMR | 1.485 OMR |
| 25 - 45 | 0.242 OMR | 1.210 OMR |
| 50+ | 0.236 OMR | 1.182 OMR |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVT
Logic Function
Buffer, Line Driver
Number of Channels per Chip
4
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
14
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
64mA
Maximum Propagation Delay Time @ Maximum CL
2.4 ns @ 3.3 V
Dimensions
5 x 4.4 x 1.15mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
2.7 V
Propagation Delay Test Condition
50pF
Product details
74LVTH Family, Texas Instruments
High Speed Low-Voltage BiCMOS logic
Operating Voltage: 2.7 to 3.6
Bus Hold feature on inputs eliminates need for large pull-ups
Compatibility: Input LVTTL/TTL, Output LVTTL
74LVTH Family