Xilinx XCF32PVOG48C, Configuration Memory 48-Pin TSOP
Technical Document
Specifications
Brand
XilinxMounting Type
Surface Mount
Package Type
TSOP
Pin Count
48
Dimensions
12.1 x 18.5 x 1mm
Length
12.1mm
Width
18.5mm
Height
1mm
Maximum Operating Supply Voltage
2 V
Maximum Operating Temperature
+85 °C
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Product details
XCFxx Configuration Flash Memory
The XCFxx series of Flash EPROMs provide an easy-to-use, cost-effective and reprogrammable method for storing large Xilinx FPGA configuration bitstreams.
In-System Programmable Flash memory devices for configuration of Xilinx FPGAs
IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) support for Programming, Prototyping, and Testing
Cascadable for storing longer or multiple bitstreams
I/O pins compatible with voltage levels ranging from +1.5V to +3.3V
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Stock information temporarily unavailable.
Please check again later.
29.420 OMR
Each (ex VAT)
30.891 OMR
Each (inc VAT)
1
29.420 OMR
Each (ex VAT)
30.891 OMR
Each (inc VAT)
1
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Technical Document
Specifications
Brand
XilinxMounting Type
Surface Mount
Package Type
TSOP
Pin Count
48
Dimensions
12.1 x 18.5 x 1mm
Length
12.1mm
Width
18.5mm
Height
1mm
Maximum Operating Supply Voltage
2 V
Maximum Operating Temperature
+85 °C
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Product details
XCFxx Configuration Flash Memory
The XCFxx series of Flash EPROMs provide an easy-to-use, cost-effective and reprogrammable method for storing large Xilinx FPGA configuration bitstreams.
In-System Programmable Flash memory devices for configuration of Xilinx FPGAs
IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) support for Programming, Prototyping, and Testing
Cascadable for storing longer or multiple bitstreams
I/O pins compatible with voltage levels ranging from +1.5V to +3.3V
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products